This work reports on the CMOS-SOI devices based on porous silicon technology (PST) opening the possibility of wafer scale mtegration realizmg on-chip optoelectrornc integrated circuits by the PST Silicon On Insulator (501) sfructure based on the preferential anodization of n+ layer within n-/n+/n-were realized. Standard n-type Si (100) have been used as initial substrates. N+ layer have been fonned by Sb ion implantation into the front and backside of the substrates followed by annealmg Then an epitaxial layer has been grown on the front of the wafers and projection photolithography usmg reactive ion etching of both the mask and the epitaxial layer has been used to define three dimensional pattern of islands wherein device components are formed. Characteristics and device layout are presented for partially depleted devices used to build ring oscillator showing that a 1.2 micron resolution in 501 porous silicon technology is comparable with a 03 micron CMOS technology.
INTRODUCTION
The semiconductor devices manufactured by means of 501 technology offer several advantages compared to the conventional bulk silicon technology. Among the main advantages of 501 technology, the power consumption decrease, the elimination of the "latch-up" effect in CMOS circuits, a faster device operation thanks to the decrease in parasitic capacitances and a higher immunity to ionizing radiation may be found '. IBM announced a breakthrough in manufacturing a high performance, low power CPU (Power PCTM) from 501 wafers. The 501 CPU achieved a 22% frequency gain over a similar design in CMOS bulk technology with less than 10% increase in power consumption respect the bulk silicon CPU 2 This achievement, with starting mass production, marks a turning point in the history of SO! research and development. 501 technologies, like thin-film 501 CMOS, are about to enter the practical stage. Furthermore, thick-film 501 bipolar, Bi-CMOS, and application to micromechanics are showing steady progress 501 wafer development has supported the recent spectacular achievements of 501 chips but also caused bottlenecks due to the different 501 thickness demand. Relation between 501 and Buried Oxide (BOX) layers of various SO! devices can be found in A current drawback of 501 technology is that 501 structures cannot be manufactured wherein thicknesses different between them of the buried msulatmg silicon dioxide layer and of the silicon layer over the oxide mside the same chip (thickness modulation) may be manufactured In fact, by means of BESOI (Bonded and Etch back Silicon On Insulator) technology or the variations thereof such as SMART CUT technique, it is impossible to modulate thickness since two wafers must perfectly match to weld together and obtain a SOI-pe wafer. SIMOX technique which enables manufacturmg 501 wafer by implanting oxygen could in principle perform a thickness modulation by means of a maskmg procedure dng the implantation step, but, up to now, it apparently has not been performed also because m order to obtain high thicknesses of buried oxide, should be quite high, by damaging the silicon over it For this reason with SIMOX technique structures with buried oxide lower than one micron tend to be manufactured and thin oxide layers of about hundreds of nanometers tend to be obtained for reducing damage of the silicon layer over the oxide and reducing time of P and N-channel SO! MOS transistor were fabricated using standard 1.2 tm CMOS technology with one poly and two metal layers. The 30 nm gate oxide was fonned by pyrogenic oxidation at 850 °C, and the O45 jim Poly-Si gate thickness was doped with phosphorous.
EXPERIMENTAL RESULTS
No "kink" effect was seen in output characteristics, due to the body connection to source, of the partially depleted 501
devices The N-channel and P-channel devices had respectively threshold voltage V=1 V and Vth -1 V 10%, subthreshold slope of 8OmV/dec and 9OmV/dec. In Fig. 2 is illustrated the p-n junction leakage current measurements. A value of0.1pAIm ofchannel with was found. guideline technique for the layout of big transistors ". The powerful fingered output SOl MOS devices have been designed by parallel connection of several silicon island of 26x40 pm size (Fig. 3) . Comparing bulk CMOS process with our SO! CMOS ring oscillator we have an inverter delay value very close to a 03 jim silicon bulk process realized by the American Microsystem Incorporated company I2
CONCLUSION
The presented 501 technology based on oxidised porous silicon is compatible with standard CMOS process offering the possibility to easily modulate BOX oxide thickness and to be integrated with the oxidised porous silicon waveguide technology'3 in order to develop an opto-electronic system controlled by PS SO! integrated circuits.
